Stop the war!Остановите войну!
for scientists:
default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDSIGARCH Computer Architecture News, Volume 29
Volume 29, Number 1, March 2001
- Maurice V. Wilkes:
The memory gap and the future of high performance memories. 2-7 - Naraig Manjikian:
Multiprocessor enhancements of the SimpleScalar tool set. 8-15 - Frank Wang:
A modified architecture for high-density MRAM. 16-22 - Erik R. Altman, David R. Kaeli:
WBT-2000: workshop on binary translation - 2000. 23-25 - Amitabh Srivastava:
Emerging opportunities for binary tools. 26 - Harold W. Cain, Kevin M. Lepak, Mikko H. Lipasti:
A dynamic binary translation approach to architectural simulation. 27-36 - Rolf B. Hilgendorf, Wolfram Sauer:
Instruction translation for an experimental S/390 processor. 37-42 - David Ung, Cristina Cifuentes:
Optimising hot paths in a dynamic binary translator. 55-65 - Michael Gschwind, Erik R. Altman:
Optimization and precise exceptions in dynamic compilation. 66-74 - Mark Thorson:
Internet Nuggets. 75-77
Volume 29, Number 2, May 2001
Contents
Volume 29, Number 3, June 2001
- Craig B. Zilles:
Benchmark health considered harmful. 4-5 - Niki C. Thornock, J. Kelly Flanagan:
A national trace collection and distribution resource. 6-10 - Mark Thorson:
Internet nuggets. 11-15
Volume 29, Number 4, September 2001
- Naraig Manjikian:
More enhancements of the simplescalar tool set. 5-12 - Jason F. Cantin, Mark D. Hill:
Cache performance for selected SPEC CPU2000 benchmarks. 13-18 - Jinsuo Zhang:
The predictability of load address. 19-28
- Mark Thorson:
Internet nuggets. 29-31
Volume 29, Number 5, December 2001
- M. Watheq El-Kharashi, Fayez El Guibaly, Kin F. Li:
Adapting Tomasulo's algorithm for bytecode folding based Java processors. 1-8
- Sandro Bartolini, Roberto Giorgi, Jelica Protic, Cosimo Antonio Prete, Mateo Valero:
Parallel architecture and compilation techniques: selection of workshop papers, guests' editors introduction. 9-12 - Andrea Acquaviva, Luca Benini, Bruno Riccò:
Energy characterization of embedded real-time operating systems. 13-18 - Maria Angels Moncusí Mercadé, Alex Arenas, Jesús Labarta:
Improving energy saving in hard real time systems via a modified dual priority scheduling. 19-24 - Frank Vahid, Rilesh Patel, Greg Stitt:
Propagating constants past software to hardware peripherals in fixed-application embedded systems. 25-30 - Vishal Aslot, Rudolf Eigenmann:
Performance characteristics of the SPEC OMP2001 benchmarks. 31-40 - J. Mark Bull, Darragh O'Neill:
A microbenchmark suite for OpenMP 2.0. 41-48 - Dimitrios S. Nikolopoulos, Ernest Artiaga, Eduard Ayguadé, Jesús Labarta:
Exploiting memory affinity in OpenMP through schedule reuse. 49-55 - Michael Sung, Ronny Krashinsky, Krste Asanovic:
Multithreading decoupled architectures for complexity-effective general purpose computing. 56-61 - Deependra Talla, Lizy Kurian John:
MediaBreeze: a decoupled architecture for accelerating multimedia applications. 62-67 - Tatsuo Nakajima:
A middleware component supporting flexible user interaction for networked home appliances. 68-75 - Erik R. Altman, David R. Kaeli:
Workshop on binary translation - 2001. 84-85
- Mark Thorson:
Internet nuggets. 86-90
a service of 
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-04-18 21:10 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
