Stop the war!Остановите войну!
for scientists:
default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDIntegration, Volume 20
Volume 20, Number 1, December 1995
- Marc Moonen, Francky Catthoor:
Algorithms and parallel VLSI architectures. 1-2 - Filiep J. Vanpoucke
, Marc Moonen:
Factored spherical subspace tracking. 3-19 - Jürgen Götze, Gerben J. Hekstra:
An algorithm and architecture based on orthonormal μ-rotations for computing the symmetric EVD. 21-39 - Hylke W. van Dijk, Gerben J. Hekstra, Ed F. Deprettere:
Scalable parallel processor array for Jacobi-type matrix computations. 41-61 - Christophe Reffay, Guy-René Perrin:
Communication code generation in systems of affine recurrence equations. 63-83 - Jan Schier:
A systolic algorithm for block-regularized RLS identification. 85-100 - D. W. Brown, Fiona M. F. Gaston:
The design of parallel square-root covariance Kalman filters using algorithm engineering. 101-119
Volume 20, Number 2, March 1996
- Guy Even:
The Retiming Lemma: A simple proof and applications. 123-137 - Michèle Dion, Tanguy Risset, Yves Robert:
Resource-constrained scheduling of partitioned algorithms on processor arrays. 139-159 - Wilbert H. F. J. Körver:
A discrete formalization of switch-level circuit behavior. 161-192 - Heng-Yi Chao, Mary P. Harper:
An efficient lower bound algorithm for channel routing. 193-209 - Panagiotis Tzionas, Antonios Thanailakis, Philippos Tsalides:
A hybrid cellular automaton/neural network classifier for multi-valued patterns and its VLSI implementation. 211-237
Volume 20, Number 3, July 1996
- Vivek Tiwari, Pranav Ashar, Sharad Malik:
Technology mapping for low power in logic synthesis. 243-268 - Flavio Lorenzelli, Kung Yao:
An integral matrix-based technique for systematic systolic design. 269-285 - Shashidhar Thakur, D. F. Wong:
Simultaneous area and delay minimum K-LUT mapping for K-exact networks. 287-302 - G. Buonannoa, Franco Fummi, Donatella Sciuto, Fabrizio Lombardi:
FsmTest: Functional test generation for sequential circuits. 303-325 - Amiya Nayak, Linda Pagli, Nicola Santoro:
On testing for catastrophic faults in reconfigurable arrays with arbitrary link redundancy. 327-342
a service of 
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-04-25 21:51 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
