Stop the war!Остановите войну!
for scientists:
default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDERSA 2004: Las Vegas, Nevada, USA
- Toomas P. Plaks:
Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms, ERSA'04, June 21-24, 2004, Las Vegas, Nevada, USA. CSREA Press 2004, ISBN 1-932415-42-4
MultiConference Keynote Paper
- Michael J. Flynn, Patrick Hung:
Computer Architecture and Technology: Some Thoughts on the Road Ahead. ERSA 2004: 3-16
ERSA Keynote & Invited Talks
- Walid A. Najjar:
From Here to Main-stream: The Present and Future of Reconfigurable Computing. ERSA 2004: 17 - Tim Todman, José Gabriel F. Coutinho, Wayne Luk:
Customisable Hardware Compilation. ERSA 2004: 18-28 - Seth Copen Goldstein:
Computing Without Processors. ERSA 2004: 29-32
Reconfigurable Systems for Energy-Efficient Mobile Systems
- Jawad Khan, Balasubramanian Sethuraman, Ranga Vemuri:
A Power-Performance Trade-off Methodology for Portable Reconfigurable Platforms. ERSA 2004: 33-37 - Paul M. Heysters, Gerard J. M. Smit, Egbert Molenkamp:
Energy-Efficiency of the MONTIUM Reconfigurable Tile Processor. ERSA 2004: 38-44 - Gerard J. M. Smit, Michèl A. J. Rosien, Yuanqing Guo, Paul M. Heysters:
Overview of the Tool-flow for the Montium Processor Tile. ERSA 2004: 45-51 - Stephan Gatzka, Christian Hochberger:
Distinguished Paper: A New General Model for Adaptive Processors. ERSA 2004: 52-62
Operating System Approaches for Reconfigurable Hardware
- Christian Plessl, Marco Platzner:
Virtualization of Hardware - Introduction and Survey. ERSA 2004: 63-69 - Heiko Kalte, Markus Koester, Boris Kettelhoit, Mario Porrmann, Ulrich Rückert:
A Comparative Study on System Approaches for Partially Reconfigurable Architectures. ERSA 2004: 70-76 - Manish Handa, Ranga Vemuri:
Area Fragmentation in Reconfigurable Operating Systems. ERSA 2004: 77-83 - Nam Pham Ngoc, Gauthier Lafruit, Jean-Yves Mignolet, Geert Deconinck, Rudy Lauwereins:
QOS Aware HW/SW Partitioning on Run-time Reconfigurable Multimedia Platforms. ERSA 2004: 84-92
Reconfigurable Supercomputing
- Timo Rolf Bretschneider, B. Ramesh, V. Gupta, Ian McLoughlin:
Low-Cost Space-Borne Processing on a Reconfigurable Parallel Architecture. ERSA 2004: 93-99 - Duncan A. Buell, James P. Davis, Gang Quan, Sreesa Akella, Siddhaveerasharan Devarkal, P. Kancharla, Allen Michalski, Heather A. Wake:
Experiences with a Reconfigurable Computer. ERSA 2004: 100-108
HW/SW Environments for Reconfigurable Hardware
- Fred Ma, John P. Knight, Calvin Plett:
Physical Resource Binding for a Coarse Grain Reconfigurable Array. ERSA 2004: 109-115 - Razali Jidin, David L. Andrews, Douglas Niehaus:
Implementing Multi Threaded System Support for Hybrid FPGA/CPU Computational Components. ERSA 2004: 116-122 - Madhura Purnaprajna, Marek Z. Reformat, Witold Pedrycz:
Genetic Algorithms in Hardware-Software Partitioning. ERSA 2004: 123-129 - Spencer Isaacson, Doran Wilde:
The Task-Resource Matrix: Control for a Distributed Reconfigurable Multi-Processor Hardware RTOS. ERSA 2004: 130-136 - Per Andersson, Krzysztof Kuchcinski:
Distinguished Paper: Automatic Local Memory Architecture Generation for Data Reuse in Custom Data Paths. ERSA 2004: 137-144 - Laurie A. Smith King, Miriam Leeser, Heather Quinn:
Dynamo: A Runtime Partitioning System. ERSA 2004: 145-154
Reconfigurable System-On a Chip (SOC) Architectures
- Sacki Agelis, Magnus Jonsson:
System-Level Runtime Reconfigurablity - Optical Interconnection Networks for Switching Applications. ERSA 2004: 155-162 - John Williams, Neil W. Bergmann:
Embedded Linux as a Platform for Dynamically Self-Reconfiguring Systems-on-Chip. ERSA 2004: 163-169 - Mitchell J. Myjak, Fredrick L. Anderson, José G. Delgado-Frias:
H-Tree Interconnection Structure for Reconfigurable DSP Hardware. ERSA 2004: 170-176 - Dennis Johnsson, Jerker Bengtsson, Bertil Svensson:
Two-level Reconfigurable Architecture for High-Performance Signal Processing. ERSA 2004: 177-183 - Tero Rissa, Wayne Luk, Peter Y. K. Cheung:
Distinguished Paper: Automated Combination of Simulation and Hardware Prototyping. ERSA 2004: 184-193 - Zoran A. Salcic, Partha S. Roop:
Customizing Processor Cores to Support Reactivity. ERSA 2004: 194-202
Applications and Tools
- X. Zhang, Gabriel Dragffy, Anthony G. Pipe, Quan Min Zhu:
Partial-DNA Supported Artificial-Life in an Embryonic Array. ERSA 2004: 203-208 - Xinming Huang, Jing Ma:
An FPGA-Based Accelerator for Multiphysics Modeling. ERSA 2004: 209-212 - Jawad Khan, Jayanthi Rajagopalan, Renqiu Huang, Ranga Vemuri:
A Portable Face Recognition System Using Reconfigurable Hardware. ERSA 2004: 213-217 - Wenrui Gong, Gang Wang, Ryan Kastner:
A High Performance Application Representation for Reconfigurable Systems. ERSA 2004: 218-224 - Arvind Sudarsanam, Aravind Dasu, Sethuraman Panchanathan:
Task Scheduling of Control-Data Flow Graphs for Reconfigurable Architectures. ERSA 2004: 225-231 - Zafer Gürdal, Tom Hartka, Mark Jones, Sun Wook Kim:
A Reconfigurable Approach to Structural Engineering Design Computations. ERSA 2004: 232-239 - Elaheh Bozorgzadeh, Soheil Ghiasi, Atsushi Takahashi, Majid Sarrafzadeh:
Incremental Timing Budget Management in Programmable Systems. ERSA 2004: 240-246 - Peter Bellows:
Distinguished Paper: High-Visibility Debug-by-Design for FPGA Platforms. ERSA 2004: 247-258
Late Papers
- Chris Dick, Fred Harris:
On the Use of FPGAs for OFDM Signal Processing. ERSA 2004: 259-263 - Viktor K. Prasanna:
Invited Paper: Energy-Efficient Computations on FPGAs. ERSA 2004: 264-275 - Gokul Govindu, Viktor K. Prasanna, Vikash Daga, Sridhar Gangadharpalli, V. Sridhar:
Efficient Floating-point Based Block LU Decomposition on FPGAs. ERSA 2004: 276-279 - Jingzhao Ou, Viktor K. Prasanna:
A Methodology for Energy Efficient Application Synthesis Using Platform FPGAs. ERSA 2004: 280-283 - Ronald Scrofano, Viktor K. Prasanna:
Computing Lennard-Jones Potentials and Forces with Reconfigurable Hardware. ERSA 2004: 284-292 - J. Yardley, K. Gilson:
A Reconfigurable Computing Model for Biological Research. ERSA 2004: 293-295 - Ali Akoglu, Aravind Dasu, Sethuraman Panchanathan:
Cluster Extraction for Hybrid FPGA Architecture in Computation Intensive Applications. ERSA 2004: 296 - Jesse Hunter, Peter Athanas, Cameron D. Patterson:
VTSim: A Virtex-II Device Simulator. ERSA 2004: 297-298 - Minoru Watanabe, Fuminori Kobayashi:
Testing Method for Optical Connections Using Gate Array Structure in ORGAs. ERSA 2004: 299-302
Posters
- Otsebele E. Nare, Lisa P. Mickens, Charles T. Johnson-Bey:
A Multi-Objective System Level Synthesis Approach to Reconfigurable Analog Technology. ERSA 2004: 303-304 - Xinzhong Guo, Jack S. N. Jean:
Design Enumeration of Mapping 2D FFT onto FPGA Based Reconfigurable Computers. ERSA 2004: 305-306 - Herbert Walder, Samuel Nobs, Marco Platzner:
XF-Board: A Prototyping Platform for Reconfigurable Hardware Operating Systems. ERSA 2004: 306 - Aju M. Jacob, Ian A. Troxel, Alan D. George:
Distributed Configuration Management for Reconfigurable Cluster Computing. ERSA 2004: 307 - Vasanth Asokan, S. Mohan, Raj K. Nagarajan:
Hardware Software Codesign of the Xilinx Microkernel. ERSA 2004: 308 - Shinichi Koyama, Tomonori Izumi, Yukihiro Nakamura:
An Adaptive Load Distribution Model and Design on Self-Reconfigurable Logic Device. ERSA 2004: 309 - Pius Ng, David Zhao:
FFT Mapping on MathStar's FPOATM FilterBuilderTM Platform. ERSA 2004: 310 - Minoru Watanabe, Fuminori Kobayashi:
Timing Analysis of an Optically Differential Reconfigurable Gate Array for Dynamically Reconfigurable Processors. ERSA 2004: 311 - Austin Hung, William D. Bishop, Andrew A. Kennings:
Enabling Cache Coherency for N-Way SMP Systems on Programmable Chips. ERSA 2004: 312 - Lodewijk T. Smit, Gerard J. M. Smit, Johann L. Hurink:
Run-Time Adaptation of a Reconfigurable Mobile UMTS Receiver. ERSA 2004: 313 - David Grant, William D. Bishop, Wayne M. Loucks:
A Flexible Processor for Research Prototyping. ERSA 2004: 314 - Mayur Srinivasan, Sethuraman Panchanathan:
Target Arhcitecture Automation for Reconfigurable Logic Blocks. ERSA 2004: 315 - Ling Zhuo, Viktor K. Prasanna:
Energy Performance of Floating-Point Matrix Multiplication on FPGAs. ERSA 2004: 316 - M. David Yeager, Wei Wang:
HARC: A Homogeneous Architecture reconfigurable Computer. ERSA 2004: 317
a service of 
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-04-19 20:22 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
